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A R T I C L E I N F O A B S T R A C T
Monolithic integration of III-V on silicon has been a scientifically appealing concept for decades. Notable progress
has recently been made in this research area, fueled by significant interests of the electronics industry in high-mo-
bility channel transistors and the booming development of silicon photonics technology. In this review article,
we outline the fundamental roadblocks for the epitaxial growth of highly mismatched III-V materials, including
arsenides, phosphides, and antimonides, on (001) oriented silicon substrates. Advances in hetero-epitaxy and se-
lective-area hetero-epitaxy from micro to nano length scales are discussed. Opportunities in emerging electronics
and integrated photonics are also presented.
1. Introduction
Mismatched hetero-epitaxy of semiconducting materials allows for
tailoring of heterojunctions, strain manipulation, and device integration
for a wide range of applications. One exemplary topic of study is the
growth of cubic III-V semiconductors on lattice-mismatched (001) Si
substrates. Si is the backbone material in digital integrated circuits for
logics and signal processing. It possesses some attractive properties, like
larger wafer size, better thermal conductivity, low-cost and mature man-
ufacturing, and natural-abundance. III-V semiconductors, by contrast,
have their niches in applications from optoelectronics to high-frequency
and high-speed devices, for their superior electron mobilities and direct
bandgap properties. The concept of monolithic III-V/Si integration be-
gan as a simple notion, that the best features and utility of III-V materi-
als and devices could be combined with the beneits of Si manufactur-
ing [1]. Despite the tremendous effort put into this ield, progress had
been slow until this topic regained momentum a few years ago, driven
by the development of emerging transistors [2] and Si photonics tech-
nology [3].
The purpose of this review article is to update recent advances in
the epitaxial growth of large lattice-mismatched III-V materials on (001)
Si substrates. Nearly lattice-matched hetero-epitaxy (e.g., GaP on Si
[4–6]) or pseudomorphic growth [7,8] is important but will not be
discussed here. We focus on the growth performed on (001) oriented
Si, rather than those on (111) Si (e.g., the vapor-liquid-solid growth
method), for compatibility with the mainstream complemen-
tary-metal-oxide-semiconductor (CMOS) technology. Both wafer-level
hetero-epitaxial thin ilm growth and selective-area hetero-epitaxy will
be presented. Their respective device applications are discussed in de-
tail.
2. Fundamental challenges in III-V hetero-epitaxy on (001) silicon
Growing fully relaxed, lattice-mismatched materials on a foreign
substrate is often referred to as “metamorphic growth” [9]. There are
several fundamental challenges that limit the quality of metamorphic
III-V layers on (001) Si, including a large mismatch in the lattice con-
stants and thermal expansion coeficients, as well as the growth of po-
lar materials on non-polar substrates. Fig. 1 plots the bandgap energy/
wavelength versus lattice constant/misit for group III-V and group-IV
materials. In III-V/Si hetero-epitaxy, the introduction of dislocations
is necessary to accommodate the structural mismatch. For arsenides
and phosphides material systems, ilms grown past the pseudomor-
phic critical thickness generally relax through the nucleation of dislo-
cation half loops at the surface, which glide down on the {111} plane
towards the hetero-interface, creating 60° misits and threading dis-
locations in the process. These threading dislocations, with a density
up to 10⁠9–10⁠10 /cm⁠2, act as non-radiative recombination and carrier
scattering centers, change local strain, and lead to device early fail-
ures. Achieving a low threading dislocation density (TDD) is therefore
one of the most important metrics for metamorphic epitaxial growth.
The thermal ex
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Fig. 1. Plot of bandgap energy/wavelength versus lattice constant/misit for III-V, Si/Ge/Sn. The numbers below the chemical symbols are electron and hole mobilities in units of cm⁠2
/V⁠.s. The solid lines indicate direct bandgaps. (The red symbols are column IV elements.) [10]. (For interpretation of the references to colour in this igure legend, the reader is referred to
the web version of this article.)
pansion mismatch limits the maximum bufer thickness that can be
used. Macroscopic cracks emerge if a thick bufer accumulates too much
strain energy upon temperature changes. With linear thermal expansion
coeficients of Si, GaAs, and InP being 2.59 × 10⁠–⁠6 /K, 5.73 × 10⁠–⁠6 /K,
and 4.6 × 10⁠–⁠6 /K respectively, the thickness of hetero-epitaxial III-V
thin ilms on Si is typically limited to about 10µm and below [11,12].
Experimentally observed critical thickness for the onset of crack forma-
tion in GaAs epilayers on Si is approximately 7µm for a ΔT of 575 °C,
5.1µm for a ΔT of 675 °C, and 4.9µm for a ΔT of 725 °C [13], where
ΔT represents the change in temperature in the cooling-down stage af-
ter growth.
It is interesting to note exceptions in III-Sb on GaAs and III-Sb on Si
hetero-epitaxy. With the extremely large lattice mismatch and the soft-
ness nature of antimonides, strain relaxation can occur by the formation
of 90° pure edge-type misit dislocations (MDs) [14–17]. These sessile
MDs, arranged in a two-dimensional (2D) network and conined at the
hetero-interfaces, provide the most eficient strain relaxation and do not
easily thread upward into the layers grown atop. This fundamentally dif-
ferent growth mode is referred to as the interfacial misit (IMF) growth
mode. High quality GaSb thin ilms have been reported without resort-
ing to several-µm-thick metamorphic bufer layers [18]. The prevailing
approach to perform IMF growth of III-Sb on Si is to begin with an ul-
tra-thin AlSb nucleation layer [19–21], such that a periodic array of 90°
misit dislocations, akin to those in the IMF growth of GaSb on GaAs,
can be created. Apart from the advantages of the IMF growth mode, the
thermal expansion coeficient of AlSb (2.55 × 10⁠–⁠6 /K at 300K) is very
close to that of Si (2.59 × 10⁠–⁠6 /K at 300K). With a relatively small ther-
mal expansion coeficient mismatch, absence of microcracks or wafer
bending even in very thick (10µm) AlSb on a Si wafer has been re-
ported [22]. In the past few years, III-Sb-based quantum-well edge-emit-
ting laser diodes monolithically grown on Si substrate have been demon-
strated [23–25], covering wavelengths from near 2µm to 1.5µm telecom
wavelength range.
A unique type of defect associated with III-V/Si hetero-epitaxy is an-
tiphase-domains (APDs), which arise from the lack of inversion symme-
try of III-V materials. As a group IV semiconductor, Si crystalizes in a
diamond structure, with two face-centered-cubic (FCC) sublattices oc
cupied by the same type of atom species. Each Si atom is bonded to
four neighboring Si atoms in a tetrahedral arrangement, and the bond-
ing electrons are shared equally between the nuclei. As a result, Si is
a non-polar material. In contrast, for cubic III-V semiconductors with a
zinc-blende crystal structure, the two FCC sublattices are occupied by
different atom species. The bonds are polar due to the difference in the
ionicity of the constituent atoms. The cubic zinc-blende structure's sym-
metry forbids spontaneous polarization but allows piezoelectric polar-
ization [26].
APDs are inherent to polar-on-non-polar growth. In practice, any
real (001) Si surface always exhibits steps. Single-layer steps (or odd
layer height steps) produce two domains in the III-V overlayer with op-
posite sublattice allocation (see Fig. 2 [27]), whereas double-layer (or
even-numbered) steps do not. The two III-V domains are separated by
a plane of wrong bonds, either III-III or V-V bonds, which is referred to
as an antiphase boundary (APB) or inversion domain boundary (IDB).
APBs are electrically charged planar defects, acting as non-radiative re-
combination centers in optoelectronic devices and leakage paths in elec-
tronic devices. The impact of APBs on the optical properties of III-V lay-
ers is often characterized by photoluminescence quenching and spec-
tral broadening [28,29], while their role on electrical properties is re-
lected in the significantly degraded electron mobilities [29,30]. With
certain growth or etching conditions, APBs rising to the material surface
could be visible under scanning electron microscopy (SEM) or atomic
force microscopy (AFM). As an example, Fig. 3 displays an AFM image
of as-grown GaAs on an exact (001) Si substrate by metal-organic chem-
ical vapor deposition (MOCVD), showing irregular, curved boundaries.
Another fundamental problem originating from growing a polar
semiconductor on a non-polar substrate is the lack of charge neutral-
ity [31,32] at the III-V/Si interface, and the related interdiffusion lead-
ing to cross-doping of both materials. In GaAs/Si heteroepitaxy, as As
forms strong bonds with Si, whereas Ga does not, the irst atomic
layer bonding to the Si substrate will be an As layer. Without atomic
re-arrangement, the As-Si bonds would carry a charge density eqiva-
lent to 3 × 10⁠14 donors/cm⁠2 and support a huge electric ield of about
3 × 10⁠14V/cm inside the growing GaAs layer [31]. Such a large ield
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Fig. 2. Schematic down , showing non-polar/polar interface between the group IV substrate and III-V epilayer. Monoatomic steps on the group IV substrate surface result in APBs,
which are planes of V-V or III–III bonds. The APD can either self-annihilate (left) or rise to the surface (right). Diatomic steps on the substrate surface (center) do not result in APD
formation. [27].
Fig. 3. AFM image of as-grown GaAs on an exact (001) Si substrate by MOCVD, showing
APBs appearing in irregular shapes.
neutral interface. Harrison et al. [32] have considered two idealized
atomic arrangements, both of which involving a fraction of Si atoms be-
ing replaced by Ga atoms and re-incorporated into the irst As plane.
Under realistic inite-rate growth conditions, the Si atoms that are re-
moved from the top Si layer have a good chance to be simply taken
up by the growing GaAs as bulk dopant. As a consequence, the accu-
mulated Si atom on the GaAs surface can easily diffuse across the het-
erointerface during high temperature annealing. Moreover, experimen-
tal observations revealed a significant enhancement of the Si diffusivity
in the presence of a high level of crystalline disorder at the heteroint-
erface [33]. This is even more severe in GaAs-Ge-Si structures. The out-
diffusion of Si and Ge into the III-V layer implies a need for diffusion
barrier layer to prevent large leakage current that makes devcie opera-
tion untenable [34].
3. Wafer-scale hetero-epitaxial growth of III-V thin ilms on Si
Since the 1980s, tremendous effort has been applied to the epi-
taxial growth of device-quality III-V thin ilms on lattice-mismatched
Si wafers, mostly by MOCVD or molecular beam epitaxy (MBE).
GaAs-on-Si has been the most heavily investigated since the problems
associated with GaAs/Si hetero-epitaxy are representative of the dif-
iculties associated with the growth of lattice-mismatched and po-
lar-on-non-polar semiconductor hetero-structures [35]. The insight
gained from studying this material could aid the conception and op-
timization of other
hetero-epitaxial systems. The APB problem has been fairly successfully
resolved by the use of misoriented Si substrates in conjunction with
high-temperature pre-bake treatment [36–38]. Beginning with a 4–6°
offcut Si substrate tilted toward the [110] direction, single atomic steps
tend to reorganize into energetically more stable double steps under
high-temperature annealing conditions [39]. As a result, the APB can be
minimized or eliminated. In direct GaAs-on-Si epitaxy with an abrupt
transition from the substrate to the overgrown GaAs, a two-step method
[30] is widely adopted to improve the structural perfection of the het-
ero-epitaxial thin ilms. Post-growth thermal cycle annealing [40–42],
by which an epilayer is subjected to large temperature oscillations and
thus periodically switching between compressed and tensile states [43],
has been found effective in reducing threading dislocation densities.
Insertion of dislocation ilter layers, such as a strained layer superlat-
tice [44] or thin strained layers [45], can facilitate the annihilation of
threading dislocations thereby minimize intrusion of dislocations in the
active layers of interest. Growth of compositionally graded bufers (e.g.,
SiGe, GaAsP) [46–48] to bridge the lattice constant between Si and
GaAs is another approach that has been heavily investigated. Achiev-
ing high strain relaxation while maintaining a low threading dislocation
density are igures of merit of such metamorphic graded bufers. Over
the past three decades, the above-mentioned techniques, often com-
bined together, have been used to grow various compound semiconduc-
tors on Si, leading to different levels of success. The reader is referred to
several previous reviews [35,49] for more comprehensive discussions.
More recently, some major advancements have been made in blan-
ket hetero-epitaxy of III-V compound semiconductors on planar Si sub-
strates, including scaling III-V integration up to 300-mm Si wafers, over-
coming the APD problem on exact (001) oriented Si, and demonstrating
high-mobility quantum-well (QW) transistors and low-threshold quan-
tum-dot (QD) lasers.
The diameter of III-V substrates is often limited to 150mm or less,
while the maximum Si wafer diameter is 300mm commercially, with
450mm in development. Scaling III-V integration up to 300 mm Si to
make use of state-of-the-art Si manufacturing foundries provides cost
advantages. In the past few years, direct growth of III-V materials
of interest on 200 mm and 300 mm Si wafers has been reported by
a number of groups. Roesener et al. [50] proposed and investigated
the growth of GaP nucleation and metamorphic Ga⁠xIn⁠1⁠−⁠xP bufers on
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(NAsP⁠III/V GmbH [51]) grown by MOCVD are commercially available.
Recent GaAsP metamorphic solar cells [52,53] epitaxially grown on
GaP/Si substrates have demonstrated eficiencies above 11.5% by re-
ducing the TDD values down to 4.0–4.6 × 10⁠6cm⁠-2, showing a promising
path towards high-eficiency dual-junction GaAsP-on-Si cells. Motivated
by the development of III-V channel MOSFETs for high-performance and
low-power logic applications, Huang et al. [54] and Orzali et al. [55] re-
ported epitaxy of smooth In⁠0.53Ga⁠0.47 As layers on 300 mm Si wafers us-
ing metamorphic InP/GaAs bufers by MOCVD. The GaAs/InP metamor-
phic bufer was reduced to ∼860nm in thickness, among the thinnest in
the literature. By defect counting or Ayers' model [56], TDD in the low
10⁠9 cm⁠-2 range was determined.
Having of III-V/Si epitaxy on 300mm substrates also presents op-
portunities to overcome wafer size incompatibility in wafer bonding
technology. By growing III-V layers on a Si donor wafer instead of
on a lattice-matched III-V native donor wafer, III-V-on-insulator-on-Si
substrates with any available wafer size can be realized [57,58].
Proof-of-principle demonstrations of 100 mm InGaAs-on-insulator [59]
and 200 mm InGaAs-on-insulator wafers [60,61] were irst reported. In
the fabrication process low described in Fig. 4, In⁠0.53Ga⁠0.47As was di-
rectly grown by MBE on a 200mm Si substrate. A 2.5µm Ge bufer, fol-
lowed by 0.5µm Ga(Al)As and 1.5–2µm In⁠xAl⁠1−xAs metamorphic bufer,
was grown to accommodate the lattice mismatch between InGaAs and
Si. The wafer was then planarized using chemical mechanical polish-
ing (CMP). An ultrathin Al⁠2O⁠3 buried oxide (BOX) layer was deposited
for direct wafer bonding. The donor wafer was subsequently removed
by wet-etching, leaving a 200mm InGaAs-on-insulator substrate. Very
recently, a similar process but improved to allow donor wafer recy-
cling was developed, leading to successful fabrication of 300mm In-
GaAs-on-insulator substrates [62]. These processes open the way to very
large-scale production of III-V-on-insulator hybrid substrates for future
technology nodes. However, a major limitation still lies in the high den-
sity of crystal defects generated in blanket hetero-epitaxy on the donor
Si substrates.
For III-V/Si integration to be compatible with CMOS processing
and devices, microelectronics-standard nominal (001) Si substrates with
a miscut angle less than 0.5° are preferred [5]. However, except for
nearly lattice-matched GaP on Si [5], conventional hetero-epitaxy on
planar Si wafers generally requires a 4°–6° offcut angle in order to
form a prominent double-stepped Si surface that prevents APDs. Re-
cently, there has been notable progress made to achieve APB-free III-V
epilayers on the so-called “exact” Si (001) substrates by careful treat-
ing of (001) Si with a slight misorientation (< 0.5°) prior to III-V nu-
cleation [29]. Fig. 5(a) shows an AFM image of a 400 nm thick GaAs
layer grown on un-optimized on-axis Si (001) substrates, showing a
high density of randomly oriented APBs. In Fig. 5(b), a quasi Si (001)
substrate with a 0.15° misorientation in the [110] direction is deoxi-
dized in a SiConi™ chamber using NF⁠3/NH⁠3 remote plasma and then
annealed (1 min–10min) in an MOCVD reactor at high temperature
(800 °C–950 °C) in H⁠2 ambient. Such a surface preparation procedure
promotes the structuring of the 2 × 1 surface and forms predominant
double steps, as shown in Fig. 5(b). This observation appears to contra-
dict theoretical thermodynamics, which suggests it is energetically un-
favorable to form a double-stepped Si surface at a low miscut angle.
Bruckner et al. [63] attributed this anomalous phenomenon to the inter-
action of the Si surface with the H⁠2 ambient driving a dynamic step for-
mation process governed by surface vacancy generation, diffusion, and
annihilation at the step edges. With the double-stepped Si in Fig. 5(b),
subsequent growth of a 150 nm GaAs overlayer shows APB-free surface,
as shown in Fig. 5(c). These results coincide with the experimental ob-
servation from a number of groups that single-domain Ge and III-V lay-
ers can be deposited on nominal Si (001) substrates [54,55,64–67].
The last few years have witnessed a booming development in het-
erogeneous integration of III-V transistors and light emitters on Si.
High-mobility III-V semiconductors, such as InGaAs/InP- and GaSb/
InAs-based materials, are of great interest for digital logic device ap-
plications due to their potential to replace Si channel in emerging
MOSFETs and their potential for developing innovative device struc-
tures like tunnel FETs [2,68]. Both MBE and MOCVD have demon-
strated excellent InGaAs QW heterostructures on (001) Si substrates
[64,66,69,70], with room-temperature Hall mobilities exceeding 10,000
cm⁠2 /V.s, matching the best results on native InP substrates. In these
metamorphic device structures, compositionally graded InAlAs/
Fig. 4. The fabrication process low consists of doing the chemical mechanical polishing (CMP) directly on InGaAs and depositing an ultrathin buried oxide (BOX) prior to the direct wafer


















Q. Li, K.M. Lau Progress in Crystal Growth and Characterization of Materials xxx (2017) xxx-xxx
Fig. 5. (a) 5 × 5 µm⁠2 AFM image of 400 nm thick GaAs growth on un-optimized Si(001): High density of randomly oriented APBs; RMS roughness = 1.6nm. (b) 2 × 2 µm⁠2 AFM image of
0.15° Si (001) after optimized preparation (800 °C–950 °C annealing under H⁠2). The surface is therefore mainly double-stepped. (c) 5 × 5 µm⁠2 AFM image of APBs-free 150 nm thick GaAs
growth on optimized 0.15° Si(001): RMS roughness = 0.8nm. [29].
GaAs or composite InP/GaAs bufers, a few micrometers thick, have
been used to convert the lattice constant of Si to the desired one in
the active layers, as shown by the cross-sectional transmission elec-
tron microscopy (TEM) images in Fig. 6. Different transistor structures,
including QW ield-effect transistors with Schottky gates [69,71], and
QW channel MOSFETs with high-k dielectrics [70] and source/drain
regrowth [72–76], have been reported. These exploratory transistors
demonstrated record-high drive current and extrinsic transconductance
at low operation voltages, suggesting potential for high-speed switch-
ing applications with reduced power consumption. Challenges remain,
however, in their compatibility with CMOS processing, integration with
p-channel transistors, and device uniformity and reliability issues aris-
ing from surface roughness and high dislocation density.
Integration of III-V lasers on Si has been under investigation for
some time. More recent interest has been motivated by the fast-evolv-
ing Si photonics technology. Si is a good waveguiding material but
poor in light emission. Despite progress in Si-based light modulation
and detection technology, and low-cost Si optoelectronic integrated de-
vices enabled by the mature CMOS technology [77,78], an eficient,
reliable laser on a Si substrate remains the “holy grail” for Si pho-
tonics. Heterogeneous integration of III-V materials on silicon com-
bines the superior gain characteristics of compound semiconductors
with the passive waveguide characteristics of Si. Among various inte-
gration schemes, hybrid III–V-on-Si laser through wafer bonding tech-
nology is considered the most successful and being commercialized
[79]. There have been many significant advances in device performance
[80–85]using improved fabrication technologies compatible with silicon
photonics. However, epitaxial growth of III-V lasers on Si is ultimately
preferred as a monolithic and sustainable integration solution. Com-
pared to the bonding approaches, it offers a scalable process which is
desirable for large-scale commercial applications. Cost advantages fol-
low as well when process integration schemes are well-deined.
Attempts to grow III-V QW lasers directly on Si date back to the
1980s. In 1987, room-temperature continuous-wave (CW) operation of
large-area GaAs/AlGaAs hetero-structure lasers on (100) Si substrates
was obtained [86]. The laser operated on four different occasions for
a total of 4min before degradation took place. In 1991, room-temper-
ature CW operation of an InGaAs/InGaAsP multi-quantum-well (MQW)
laser diode on a Si substrate was reported [87], and in 2003, GaAs/Al-
GaAs QW lasers were demonstrated on relaxed graded Ge/GeSi virtual
substrates on Si [88]. In general, most of previous QW lasers on Si suf-
fered from poor reliability and short lifetimes, impeding their practical
application. The rapid degradation was attributed to the formation of
dark line defects [89–95]. Fig. 7 illustrates the growth of a dislocation
network in the active layer of a laser device. Non-radiative carrier re-
combination at dislocations initiated in non-lattice-matched heteroepi-
tacy leads to dislocation climbing into the active zone. This recombi-
nation-enhanced process [96] has been extensively investigated in the
literature and has become widely accepted as the degradation mech-
anism of III-V lasers and light emitting diodes. As a consequence, the
achievement of a GaAs- or InP-based QW laser on Si that can simulta-
neously exhibit low threshold current, high temperature stability, and
long lifetime has remained elusive [97]. To overcome this fundamen-
tal challenge, recent implementation of compound semiconductor lasers
Fig. 6. Cross-sectional TEM image of InGaAs quantum-well ield-effect transistor structures on Si using compositionally graded InAlAs/GaAs bufer by MBE (a) [69] and InP/GaAs bufer
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Fig. 7. Scheme of the growth of a dislocation network in the active layer of a laser device. (a) Initially, the dislocation PN with the Burgers vector b crosses the layer; then (b) climbs into
the active zone; (c) further climbing conined to the active zone causes elongation along the [100] direction [89].
on Si has been focused on using QDs as the gain material. Because of
their inherent property of carrier coninement/localization and reduced
interaction with defects, QDs have proved to be less sensitive to defects
than conventional bulk materials and QW structures [97–99]. As shown
in Fig. 8, a threading dislocation can only ‘kill’ a very limited number
of QDs, leaving the rest intact and able to provide optical gain. More-
over, the strong strain ield of a QD array can bend the propagation of
threading dislocations [97] or propel threading dislocations away from
the QDs [99]. For these reasons, III-V QD lasers grown on Si could po-
tentially deliver superior reliability with relaxed tolerance to TDD. Pio-
neering work on self-organized In⁠0.5Ga⁠0.5As QD lasers on Si incorporated
multiple stacked InAs QD layers in the bufer as effective dislocation il-
ters [97,100]. These QD lasers, with an emission wavelength close to
1µm, exhibited relatively low threshold current (900 A/cm⁠2) and very
high characteristic temperature (T⁠0 = 278K).
Significant progress has been made ever since to achieve room-tem-
perature CW lasing at the telecommunication band of 1.3µm. The irst
operation of InAs QD lasers epitaxially grown on a Ge substrate was
demonstrated in 2011 [101]. Using a Ga prelayer growth technique, an
APB-free GaAs bufer layer was grown on offcut Ge substrates by MBE.
Broad-area laser devices with a ive-layer InAs/InGaAs dot-in-a-well
(DWELL) active structure were fabricated, realizing room-temperature
CW lasing at 1305nm with an output power of ∼28mW per facet
and a very low threshold current density of 55.2 A cm⁠−2. Since Ge
is widely used as the transitional bufer for GaAs-on-Si hetero-epi-
taxy, this result marks an important milestone in the monolithic in-
tegration of long-wavelength InAs/GaAs QD lasers on a Ge/Si sub-
strate. Leveraging the
well-established Ge-on-Si epitaxy technique, Liu et al. [102] were able
to fabricate 1.3µm InAs QD ridge lasers more in line with commer-
cial telecom laser designs. Room-temperature low thresholds (16mA),
high output power (176mW), high-temperature lasing (up to 119 °C),
and high T⁠0 (> 200K) were reported. The device yield measure-
ments showed repeatable performance across different dies and wafers.
Reliability tests uncovered over 2700h of continuous wave operation at
30 °C along with an extrapolated mean time to failures of up to 4600h
[103]. This remarkable progress suggests great potential for producing
reliable and eficient QD lasers on Si by further increasing the ratio of
lasing QDs to dislocations.
The results of high-performance QD lasers on both Ge-on-Si and Ge
substrates are encouraging. However, it would be more attractive to re-
alize a laser that does not require an intermediate Ge layer, both be-
cause the requirement of the Ge layer restricts the range of Si cir-
cuits to which it can be applied and because it is dificult to cou-
ple light through this layer to a Si waveguide due to the large op-
tical absorption coeficient of Ge at telecommunications wavelengths
[99]. Combining a thin nucleation layer made of AlAs, a multi-temper-
ature growth method and InGaAs/GaAs superlattices ilters, Chen et al.
[99] reported InAs/GaAs QD lasers directly grown on Si substrates with
a record-low threshold current density of 62.5cm⁠–2. Broad-area lasers
were fabricated with as-cleaved facets, realizing CW lasing up to 75 °C,
a high output power exceeding 105 mW at room temperature, and a
long extrapolated lifetime of over 100,158 h. In all the above-men-
tioned QD lasers on Si, offcut Si (001) substrates were used to suppress
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the antiphase disorder arising from the polar-on-non-polar hetero-epi-
taxy.
Most recently, extensive research has been performed on quantum
dot lasers monolithically grown on “exact” (001) Si substrates that
are standard in microelectronics fabrication. Leveraging an APB-free
GaP-on-Si (001) template, Liu et al. [104] demonstrated the irst elec-
trically pumped CW InAs QD lasers epitaxially grown on (001) Si with-
out offcut. By growing APB-free GaAs thin ilms on V-groove patterned
(001) Si, Norman et al. [105] reported electrically injected, Fabry–Perot
QD ridge lasers, showing CW operation up to 80 °C with threshold cur-
rents as low as 37mA. Chen et al. [106] reported electrically pumped
1.3 µm InAs/GaAs QD lasers directly grown on microelectronics-stan-
dard planar (001) Si substrates using a sophisticated Si surface prepa-
ration step. These results demonstrate the compatibility of high-perfor-
mance monolithic III–V light sources with on-axis Si substrates and their
potential for CMOS foundry integration.
4. Selective-area hetero-epitaxy from micrometer to nanometer
length scale
Selective-area hetero-epitaxy, which restricts epitaxial growth in
pre-deined regions by substrate patterning, offers additional control
over the strain relaxation process and brings beneits like the defect
necking effect. Over the past few decades, selective-area hetero-epitaxy
has been extensively investigated in Ge/Si and III-V/Si material sys-
tems, spanning the micro- to nanoscales. One unique growth method
derived from selective hetero-epitaxy is referred to the “aspect ratio
trapping” (ART) technique. By this approach, III-V materials are selec-
tively grown in high-aspect-ratio holes or trenches formed by a pat-
terned dielectric (typically SiO⁠2) on Si. The threading dislocations orig-
inating from the III-V/Si hetero-interface are guided to the oxide side-
walls should the aspect ratio allow, resulting in dislocation-free regions
above a critical thickness. The “trapping” of threading segments (i.e.,
the epitaxial necking effect) in the ART technique is attributed to the
inherent crystallographic geometry. In the {111}/<110> cubic slip
system, misit dislocations lie along the 〈110〉 directions in the (100)
growth plane, while the threading segments rise up on the {111} planes
in the 〈110〉 directions [107]. As shown in Fig. 9(a), for an [110] di-
rection aligned trench with a trench width of w and an oxide sidewall
height of h, <110>-oriented threading segments would all be inclined
to the oxide sidewalls, and their projections onto the (110) plane
would form a ∼55˚ angle with the direction. In principle, when
the aspect ratio (AR=h/w) is larger than 1.4, all the threading disloca-
tions will project into the oxide wall and terminate there. This also im-
plies an interesting fact, that if the trenches/holes are small enough, the
dislocation elimination can be accomplished within a very thin bufer
layer, preventing stress accumulation caused by the thermal expansion
coeficient mismatch. The ART concept (see Fig. 9(b)) was irstly re-
vealed in Ge/Si hetero-epitaxy [108], and then applied to III-V/Si epi-
taxy. The trapping capability of the ART structure for dislocations and
planar defects is further explained schematically in Fig. 9(c). For 60°
threading dislocations generated during growth, they tend to glide along
the 〈111〉 planes. These dislocations will eventually hit an oxide wall
if the trench aspect ratio is suficiently high. In the same way, planar
defects on {111} planes parallel to the trenches are trapped. Only pla-
nar defects lying in planes perpendicular to the trenches will never be
blocked [109]. Experimental studies show that those dislocations in se-
lective hetero-epitaxy can undergo significant redirection, so as to fol-
low the normal to the newly formed crystal facets as growth proceeds
[107], but the defect trapping effect still holds.
Fig. 10(a) displays a tilted-view SEM image of GaAs selectively
grown on a sub-micron-stripe-patterned (001) Si substrate by MOCVD.
We can observe (111) GaAs faceting at the growth front with an excel
Fig. 9. (a) Schematic showing the crystallography of mismatch relaxation-related glissile threading dislocations and their projections onto the (110) plane (w is the width of the trench,
while h is the height of the sidewall) [107]. (b) Cross-section diagram demonstrating the principles of epitaxial necking, showing zero threading dislocations at the upper surface [108].
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Fig. 10. (a) Tilted-view SEM image of GaAs selectively grown on a stripe patterned
(001) Si substrate. (b) Cross-sectional annular dark ield STEM image of GaAs-on-sub-mi-
cron-patterned-Si, showing the propagation of dislocations and stacking faults.
lent growth uniformity. In Fig. 10(b), the propagation of crystalline de-
fects revealed by cross-sectional annular dark ield scanning transmis-
sion electron microscopy (STEM) agrees well with the ART concept,
although the dielectric stripes are not tall enough to provide a sufi-
ciently large aspect ratio for complete defect necking. Development of
the ART growth of III-V materials on Si has gone from micro- to
nano-scale lengths [110–113]. In Fig. 11(a), the aspect ratio of the
trenches is large enough so that all the dislocations are essentially
trapped under the dash line. However, hard-to-control asymmetry of
GaAs facets remains a problem. It should be noted that the top facets of
GaAs can be manipulated by growth conditions. Fig. 11(b) shows a lat
GaAs(001) top surface which is considered more amenable for device
fabrication [111].
Within the ART approach, engineering the Si surface at the bottom
of the trenches is critical. Realizing an oxide-free III-V/Si interface and
minimizing the bottom trench roughness are effective in improving mor-
phology uniformity and reducing twin defects. However, it is still dif-
icult to control APD generation on a lat (001) Si surface. The den-
sity of defects such as twin planes travelling along the trench direc-
tion is fairly high. By etching Si in alkaline solutions (such as potas-
sium hydroxide, tetramethylammonium hydroxide or ammonium hy-
droxide), Si V-grooves are formed as a result of the lowest Si etch rates
in {111} planes. Growing III-V materials on V-grooved (111) Si surfaces
can greatly enhance the quality of epitaxial III-V materials in the ART
process [112,113]. Fig. 11(c)–(e) display bright ield STEM images of
GaAs-on-V-grooved-Si in directions both perpendicular and parallel to
the trenches. All threading dislocations (meandering lines) are found an-
nihilated on the oxide walls and conined at the trench bottom. Very
few {111} planar defects can be identiied and none of them reach the
surface, suggesting the upper part of the inspected GaAs portion is free
of defects.
Integration of InP and associated alloys on Si by the ART method
is of great interest for device applications ranging from high mobility
transistors to emitters at telecom wavelengths. However, the 8% lattice
mismatch between InP on Si poses a big challenge. With a high sur-
face mobility of the Indium adatom, InP/Si nucleation in nanosized re-
gions can have significant spatial non-uniformity [114]. Fig. 12 summa-
rizes four growth schemes that have been investigated in the past few
years. In Fig. 12(a), InP growth is performed on rounded Ge surfaces
[115,116]. The surface steps of the Si and Ge are carefully engineered
Fig. 11. (a) Cross-sectional TEM images of GaAs with (111) faceting on ART-patterned Si [110]. (b) Cross-sectional STEM image of GaAs on a single trench with a lat top surface [111].
(c) Bright ield STEM image of GaAs on V-grooved Si. Inset: High magniication bright ield STEM image of the trench bottom [113]. (d) and (e) Low and high magniication bright
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Fig. 12. Four epitaxial schemes of InP on ART patterned Si: (a) InP on rounded Ge sur-
face; (b) direct InP epitaxy on V-grooved Si; (c) InP on a GaAs intermediate bufer illing
up the V-grooves; (d) InP on a few-nanometer-thick GaAs stress relaxing layer.
to avoid APDs. A high-density dislocation network appears at the InP/
Ge hetero-interfaces. According to results of FinFETs fabricated on such
a material platform, out diffusion of Ge into the InP layer generates
severe bufer leakage current, compromising transistor on-of ratios.
Fig. 12(b) shows direct growth of InP on V-grooved Si using a low nu-
cleation temperature and an extremely high V/III⁠ ratio of larger than
2000 [114]. TEM and x-ray diffraction (XRD) characterizations suggest
greatly enhanced crystalline quality as compared to the InP-Ge-Si struc-
ture. By mimicking metamorphic InP/GaAs bufer on planar Si [55,66],
Fig. 12(c) illustrates the use of a GaAs intermediate layer [117,118]. It
eases the dificulty in subsequent InP epitaxy because of the halved lat-
tice mismatch. This GaAs layer illing up the entire V-shaped Si pock-
ets, however, decreases effective aspect ratio for defect trapping. It was
found that a thick GaAs transitional bufer might not be necessary.
In the design of Fig. 12(d), a low-temperature GaAs nucleation layer
which is only a-few-nanometer thick is deposited prior to InP epitaxy
[119,120]. Compared to the structure in Fig. 12(b), similar crystalline
quality is achieved under much more relaxed growth conditions.
The use of {111} Si v-grooves in the ART growth process clearly
demonstrates its unique advantages. First, the crystallographic align-
ment between the Si and III-V materials in the V-grooves avoids the in-
troduction of APDs. Fig. 13(a) shows a III-V lattice in the V-shape of
Si with {111} facets along the [110] direction [121]. Crystallography
analysis indicates that the III-V semiconductors on the two {111} facets
of the “V-shape” have the same polarity. In principle, the Si (111) sur-
face can also have surface steps, as in the case of Si (001). However,
a single step on the Si (111) surface has the height of one Si (111)
double-layer (0.31nm) [122,123]. As shown in Fig. 13(b), such steps
will not lead to the formation of APBs. Secondly, III-V nucleation on Si
(111) generates less defects as compared to nucleation on Si (001). For
InP epitaxy on Si (111), under proper growth conditions, the large lat
tice mismatch can be mostly absorbed by a thin layer of one dimen-
sional twins that are parallel to the growth surface [114,119,121]. This
is in sharp contrast to the hetero-epitaxy on the Si (001) surface in
which stress is mainly relaxed by misits and 60˚ threading dislocations.
Growing III-V crystals in nano-sized cavities by the ART technique
offers a viable path to integrate III-V high-mobility channel materi-
als into advanced CMOS technology. A replacement in process (See
Fig. 14) was recently developed to fabricate InGaAs FinFETs on 300mm
Si substrates [124]. A sequence of epitaxial growth and CMP steps were
used to form the InGaAs channel. After the shallow trench isolation
(STI) template formation, the dummy Si was removed and MOCVD
growth was performed to ill up the STI trench with InP bufer. The
irst CMP step was then applied to get a lat InP surface. This was fol-
lowed by recess etching which ultimately determines the height of the
InGaAs in. The InGaAs channel was then grown and the Indium con-
tent target is 53% to be lattice matched to the InP. The InGaAs was
planarized by a second CMP step and the in was revealed by recess-
ing of the STI oxide. This process, where defects are trapped at the STI
sidewall, led to the irst realization of III-V FinFETs (see Fig. 15) with
well-behaved on-of characteristics on large scale Si wafers in a fully
VLSI compatible low. It was later applied to fabricate various other
transistor structures incorporating III-V high mobility channels. By re-
moving the leaky InP bufer layer from underneath the InGaAs channel,
InGaAs gate-all-around (GAA) and nanowire transistors [125] have been
demonstrated on the same platform, showing greatly enhanced perfor-
mance.
In addition to GaAs/Si and InP/Si integration, the application of the
ART technique extends to ternary alloys, hetero-structures and 6.1Å
family heteroepitaxial layers. The cross-sectional TEM image in
Fig. 16(a) shows the structure of a new type of GaAs-InGaAs-GaAs
in-array Esaki tunnel diode fabricated on (001) Si substrates using the
ART integration process [126]. A room-temperature peak-to-valley cur-
rent ratio (PVCR) of 5.4 is obtained and negative differential resis-
tance characteristics remain up to 200 °C. Such in-array tunnel diodes,
serving as the building blocks, are used to form inverters [127] and
in-array tunneling triggers with tunable hysteresis [128], demonstrat-
ing potential logic applications. GaSb and InAs are materials of interest
for high-mobility p-channel and n-channel transistors, respectively. The
broken-gap band alignments formed by their hetero-structures could
be exploited for novel tunnel FETs with steep subthreshold swings.
Fig. 16(b) and (c) present TEM images of GaSb and InAs ins grown on
top of GaAs ins on Si [129]. These results highlight the lexibility of the
ART process in heterogenenous materials integration and its potential in
co-integration of n-channel and p-channel FinFETs based on high-mobil-
ity 6.1Å family compound semiconductors.
The aforementioned nano-scale selective epitaxy shows promise for
next generation logic transistors. Substantial efforts are being made to
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Fig. 14. Process low for the InGaAs in formation on 300-mm (100) Si. [124].
Fig. 15. DF-STEM of a 50nm InGaAs in formed by the replacement in process. [124].
leverage the same technique for integrated photonic devices requir-
ing a large material volume for a suficient modal gain. In one ap-
proach, III-V materials are grown out of tiny trenches to form bigger
structures. Fig. 17(a) and (b) show SEM images of GaAs box-shaped
ridges by this method [109]. The straight and uniform ridges with lat
surfaces in all directions are promising for realizing waveguides with
low light scattering losses. Compressively strained InGaAs/GaAs MQWs
are deposited on top of the fully relaxed GaAs ridges, exhibiting pro-
nounced QW photoluminescence at room-temperature. Fig. 17(c) illus-
trates a similar epitaxial scheme, but to grow tilted InP nanowires out of
nanotrenches on a patterned SiO⁠2-on-Si substrate [130]. The nanowires,
with a hexagonal top, consist of a mixture of wurtzite and zincblende
crystal phases, forming type II hetero-structures that promote lasing
over a wide wavelength range. An alternative path to integrate III-V
structures on Si with suficient volume for laser cavities is to use a rel-
atively large trench size. Fig. 17(d) presents highly ordered InP ridges
selectively grown on sub-micron V-groove-patterned Si [119]. Quan-
tum wires and ridge QW [120] structures emitting at telecom wave-
lengths have been demonstrated. Fig. 17(e) schematically depicts the
Fig. 16. (a) Cross-sectional TEM images of the GaAs-InGaAs-GaAs tunnel diode. The
zoomed-in image presents the QW structure. [126] (b) Bright ield STEM image of a
cross-section of GaSb on GaAs-on-Si ins [129]. (c) Bright ield STEM image of a cross-sec-
tion of InAs on GaAs on Si ins [129].
fabrication of an InP distributed feedback laser array on Si using the se-
lective-area growth technique in conined regions and top-down litho-
graphic patterning [131]. Compared to other integration schemes, this
result presents a highly scalable monolithic solution compatible with
standard high-volume and low-cost CMOS manufacturing processes.
Recently, an alternative to the ART technique known as the con-
ined epitaxial lateral overgrowth (CELO) technique [132] has been de-
veloped. This method begins with the formation of a 3D cavity in an
oxide containing a crystalline seed. The 3D cavity is then selectively
illed by the epitaxial material, during which the growth direction is
forced to turn 90° (from vertical to lateral) with respect to the origi-
nal seed. For traditional ART, planar defects traveling along the trench
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Fig. 17. (a) SEM pictures of box-shaped ridges (100 nm wide trench) integrated on STI-patterned Si wafers [109]. (b) SEM pictures of box-shaped ridges (20 nm wide trench) integrated
on STI-patterned Si [109]. (c) A schematic coniguration of the InP nanolaser epitaxially grown on (001) silicon. [130] (d) Tilted SEM image showing highly ordered InP nano ridges
separated by SiO⁠2 spacers [119]. (e) Schematic of the monolithically integrated InP DFB lasers on Si. The laser cavities and the output gratings are labelled. Differently colored output
gratings illustrate the tunability of the lasing wavelength [131]. (For interpretation of the references to colour in this igure legend, the reader is referred to the web version of this article.)
curs in two directions and all defects are presumably conined in the
seed region by geometry (see Fig. 18(a)). Compared to classical epitax-
ial lateral overgrowth, growth by CELO is constrained in a cavity that
is pre-deined by a sacriicial layer. As a result, the epilayer thickness
and morphology are well controlled. A smooth surface can be achieved
without the need for CMP. Fig. 18(b)–(f) show typical SEM and TEM
images of InGaAs CELO for scalable integration of CMOS-compatible In-
GaAs-on-insulator MOSFETs on large-area Si substrates.
Combining the ART technique with epitaxial lateral overgrowth
(ELOG) is able to provide large regions of device materials. A new
monolithic integration platform based on InP ELOG technology has
been proposed to integrate III-V lasers on Si, as shown in Fig. 19. A
layer of InP is irst deposited on planar Si wafers and then polished
by CMP. Microsized SiO⁠2 stripe patterns are deined for the subsequent
InP ELOG. The method exploits the SiO⁠2 mask to ilter the dislocations
at the same time as the waveguide layer, enabling the integration of
a monolithic evanescently coupled silicon laser (MECSL) [133]. High-
quality QWs have been successfully grown on the ELOG InP layers, ex-
hibiting comparable light emission intensities (> 85%) to those on a
planar InP reference [134].
Selective-area hetero-epitaxy in conjunction with the ART technique
has been used to realize various heterogeneous structures on Si. Yet
large-area planar thin ilms are more amenable in some device appli-
cations [135]. Towards this goal, III-V materials are epitaxially grown
out of closely spaced trenches and continued laterally on top of the ox-
ide stripes until materials from adjacent trenches merge together. The
resultant III-V on Si templates can be treated as virtual substrates (or
compliant substrates) for subsequent epi-structure growth and device
fabrication. Initial investigations of continuous GaAs ilms on SiO⁠2-pat-
terned Si substrates [136] discovered coalescence defects appearing in
the form of threading dislocations, twin defects and stacking faults
above the SiO⁠2 (Fig. 20(a) and (b)). This was accompanied by a rough
crystallographic surface. A two-temperature step growth optimization
was therefore implemented to reduce the coalescence defects,
Fig. 18. (a) Comparison of the CELO approach with traditional ART. By forcing the growth direction to turn 90° with respect to the original seed, defect trapping occurs in two directions.
For traditional ART, defects generated along the trench cannot be iltered geometrically. (b) Top-view SEM for In⁠0.7Ga⁠0.3As epitaxy into CELO structures. (c) TEM cross-sectional view of
the corresponding InGaAs CELO structure highlighting the long and thin InGaAs region on a 25 nm buried oxide and the Si seed region. (d) Plan-view and (e,f) cross-sectional HR-TEM
images conirming that crystalline defects are geometrically conined in the seed region [132]. (For interpretation of the references to colour in this igure legend, the reader is referred to
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Fig. 19. Schematics of (a) epitaxial lateral overgrowth and (b) a monolithic evanescently coupled silicon laser (MECSL) structure based on the proposed integration platform [133].
Fig. 20. (a) Cross-sectional TEM image of coalesced GaAs grown under the same growth conditions as the GaAs in the trenches. (b) Schematic illustration of coalesced GaAs growth. (c)
Coalesced GaAs grown under optimized growth conditions by using the two-step defect-trapping method [136].
yielding an XRD ω-rocking curve full-width-at-half-maximum (FWHM)
of 190 arcsec for 1.5-µm GaAs on Si. However, the APD issue is not ad-
dressed and surface undulations are still visible (see Fig. 20(c)). CMP
is generally required to establish a lat surface for device integration
[137,138]. Despite various process modiications, reducing the coales-
cence dislocations remains an unsolved challenge [135].
An improved method to grow coalesced GaAs thin ilms on patterned
Si was demonstrated recently to produce GaAs-on-V-grooved Si (GoVS)
templates [139]. It starts with an on-axis Si (001) substrate covered by
a layer of SiO⁠2. The SiO⁠2 is patterned by dry etching into [110] oriented
stripes with a line opening of 90nm and an oxide spacing of 40nm.
Then a 70 °C heated KOH solution (45%) is used to etch Si into dia-
mond-shaped trenches bounded by {111} facets. After a pre-baking step
in a MOCVD chamber, GaAs nanowires are formed by selective area het-
ero-epitaxy.
The SEM image in Fig. 21(a) presents the resultant highly ordered
array of GaAs nanowires free of APDs. According to analysis of x-ray dif-
fraction ω-rocking curves, these nanowires with a thickness of 150nm
yield an FWHM comparable to that of 1 µm-thick GaAs thin ilms on
planar of-cut Si. Fig. 21(b) displays a cross-sectional TEM image taken
along the [110] zone axis. Only a few {111} plane stacking faults are
observed in the bulk of the GaAs. The zoomed-in TEM image at the
GaAs/Si hetero-interface indicates that the 4% lattice mismatch is ac-
commodated by a few-nanometer-thick stacking disordered layer in par-
allel with the (111) growth surface. With this ultrathin GaAs stress re-
laxing layer, the GaAs bulk layer has a very high crystalline quality.
Looking more closely at the glide of the few-layer stacking faults/
twins at the GaAs-Si hetero-interface reveals that the disordered lay-
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Fig. 21. (a) SEM image of array of in-plane GaAs nanowires on V-grooved Si separated by SiO⁠2 spacers. (b) Cross-sectional TEM image of the array of GaAs nanowires taken along the
[110] zone axis. The zoomed-in image highlights the GaAs/Si hetero-interface. (c) The few-layer stacking faults/twins at the GaAs-silicon hetero-interface under TEM reveal that the
disordered layers are stopped by a “tiara”-like structure beneath the SiO⁠2 walls [139]. (For interpretation of the references to colour in this igure legend, the reader is referred to the web
version of this article.)
Fig. 21(c)). This “tiara” -like structure, made of Si, was formed together
with the diamond-shaped Si pockets in the Si recessing process (the
combination of dry etching and potassium hydroxide wet etching). This
represents a slight modiication from conventional simple Si V-grooves
bounded by two {111} facets, but results in a unique defect trapping ef-
fect. Recall that in the conventional method [136] that combines ART
growth within trenches and ELOG over SiO⁠2, the SiO⁠2 stripes lead to
a high density of coalescence defects and a high surface roughness.
Here, with most of the hetero-interface defects stopped by the “tiara”
structure, it is possible to remove the SiO⁠2 without jeopardizing the de-
fect necking effect in the coalescence process. As shown in Fig. 22(a)
and (b), the GaAs nanowires without SiO⁠2 in between merged into a
300nm planar GaAs ilm with a smooth surface. Fig. 22(c) schematically
illustrates the defect trapping mechanism in the GaAs-on-V-grooved Si
templates. The cross-sectional TEM image in Fig. 22(d) taken near the
GaAs/Si interface conirms that most of the defects are conined within
the diamond-shaped trenches. This growth method eliminates the ne-
cessity to use misoriented Si substrates or graded SiGe/Ge bufers, and
erases the dificulties in achieving coalescence over dielectric patterns.
A lat planar ilm can be obtained in a simpler way without an ad-
ditional CMP planarization process. It was found later that, with the
insertion of AlGaAs/GaAs or InGaAs/GaAs superlattices in the GaAs,
the root-mean-square roughness of the GoVS tem
Fig. 22. (a) Tilted SEM image showing an array of GaAs with SiO⁠2 spacers removed prior to III-V overgrowth. (b) Cross-sectional SEM image of 300-nm coalesced GaAs with a lat surface
[139]. (c) The defect trapping mechanism for GaAs-on-V-grooved Si templates. (d) Cross-sectional TEM image taken near the GaAs/Si interface showing most of the crystal defects are
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Fig. 23. (a) Plan-view electron channeling contrast image (ECCI) of a GaAs-on-v-grooved-Si template. The bright dashes are attributed to stacking faults, while the pinpoints represent
threading dislocations intersecting the sample surface. Counting reveals a threading dislocation density of 7 × 10⁠7 cm⁠−2 and a stacking fault density of 2 × 10⁠7 cm⁠−2. (Inset) The electron
channeling pattern corresponding to the (220) and (020) imaging condition used. [105] (b) A plan-view TEM image of a GaAs-on-v-groove-Si template.
plates across an area of 10 × 10 µm⁠2 can be lowered to less than 1nm
[105].
The defect densities of the GoVS templates have been assessed
through electron channeling contrast imaging (ECCI) [105], plan-view
TEM and x-ray rocking curves. ECCI uses a scanning electron micro-
scope in backscatter mode at a given diffraction condition to image de-
viations from the Bragg condition caused by strain ields, such as those
around dislocations and local phase shifts of the electron wave caused
by the non-integer lattice translations across stacking faults. It allows for
rapid acquisition of large-area scans without any material preparation.
For a 2 µm GoVS, a threading dislocation density of 7×10⁠7cm⁠-2 and a
stacking fault density of 2 × 10⁠7cm⁠-2 are obtained from the ECCI im-
age in Fig. 23(a). A plan-view TEM image of a typical GoVS template in
Fig. 23(b) suggests a dislocation density in the order of 10⁠7cm⁠-2, which
is consistent with ECCI characterization. The GoVS templates provide
opportunities for integration of electronic, photonic, or photovoltaic de-
vices on Si wafers. InAs/GaAs QD structures grown on the GoVS tem-
plate show superior optical properties as compared to those grown on
planar offcut Si [140], while optically pumped microdisk lasers fabri-
cated on the GoVS templates exhibit promisingly low threshold lasing
characteristics [141–143]. Electrically injected, Fabry–Perot, QD ridge
lasers on the GoVS templates were also reported, showing CW operation
up to 80 °C, with threshold currents as low as 37mA [105]. Applying
a similar growth technique to develop InP and other III-V on Si virtual
substrates is of great interest for future studies.
5. Summary
Monolithic III-V/Si integration can leverage the best physical prop-
erties of III-V devices with the advanced manufacturing process associ-
ated with silicon. Emerging technologies and applications provide new
driving forces to transform this concept into an industrial solution. No-
table progress has been made recently in developing novel epitaxial
schemes as well as in overcoming the persistent challenges in material
mismatch. Proof-of-principle demonstrations from exploratory transis-
tors to on-chip quantum-dot lasers suggest good performance gain and
integration potential. Efforts should continue to be devoted to resolv-
ing the compatibility of integration techniques with large-volume CMOS
manufacturing, addressing device reliability issues and designing inte-
grated systems.
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